Applicability Conditions, Architecture, and Quantitative Models of a Hardware Second Layer in Two-Layer Distributed Event Processing. ICT 2026, 3 (1 (3), 444–460. https://doi.org/10.15276/ict.03.2026.35.