Applicability conditions, architecture, and quantitative models of a hardware second layer in two-layer distributed event processing. ICT. 2026;3(1 (3):444–460. doi:10.15276/ict.03.2026.35