“Applicability conditions, architecture, and quantitative models of a hardware second layer in two-layer distributed event processing”, ICT, vol. 3, no. 1 (3), pp. 444–460, Sep. 2026, doi: 10.15276/ict.03.2026.35.